PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

H03G 3/00

A -

(11) International Publication Number:

WO 99/17442

(43) International Publication Date:

8 April 1999 (08.04.99)

(21) International Application Number: PCT/US98/17411

(22) International Filing Date:

21 August 1998 (21.08.98)

(30) Priority Data:

08/938,046

26 September 1997 (26.09.97) US

(71) Applicant: CIRRUS LOGIC, INC. [US/US]; 3100 West Warren Avenue, M/S 521, Fremont, CA 94538-6419 (US).


(72) Inventors: LIN, Kun; 8008 Cheno Cortina Trail, Austin, TX 78749 (US). MAYER, Jonathan; 304 East 22nd Street, Austin, TX 78705 (US). NOHRDEN, James, Martin; 1902 West 30th Street, Austin, TX 78703 (US).

(74) Agents: SHAW, Steven, A. et al.; Cirrus Logic, Inc., 3100 West Warren Avenue, M/S 521, Fremont, CA 94538-6419 (US). (81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HU, ID, IL, IS, JP, KE, KG, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: DYNAMIC VOLUME CONTROL SYSTEM AND METHOD



(57) Abstract

A dynamic volume control system in an audio processor uses gain and delay signals from a digital signal processor to dynamically control the user-selected volume of the audio processor. The digital signal processor executes audio signal processing operations that affect the gain applied to the audio signal so that the signal gain inherent in the signal processing path is known. The digital signal processor transfers the known gain and a predicted group delay signal to the dynamic volume control system to dynamically adjust the user-selected volume of the system. The digital signal processor is integrated with a digital-to-analog converter (DAC) in a dynamic volume control system that exploits the known gain and group delay to perform DAC volume control.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	ĽU	Luxembourg	SN	
AU	Australia	GA	Gabon	LV	Latvia	SZ	Senegal Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Мопасо	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	ТJ	
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Tajikistan Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Нипдагу	ML	Mali	TT	Trinidad and Tobago
BJ BR	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BY	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
CA	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CF	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG CH	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand	211	Ziiiloabwe
CM CN	Cameroon		Republic of Korea	PL	Poland		
	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ DE	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

DYNAMIC VOLUME CONTROL SYSTEM AND METHOD

BACKGROUND OF THE INVENTION

Field of the Invention

5

10

15

20

25

The present invention relates to an audio signal processor and generator. More specifically, the present invention relates to an audio signal processor and generator including a dynamic volume control system.

Description of the Related Art

Signal processors typically operate by changing various characteristics of a signal. For example, an audio signal processor may include a graphic equalizer or a parametric equalizer to improve the quality of a sound signal. The graphic equalizer and parametric equalizer control the gain of audio signals in selected frequency bands to subjectively improve the generated sound. Often the graphic equalizer and parametric equalizer boost the gain.

One problem that occurs in signal processors in an audio processing system is the possibility of overflow of the signal. If a full-scale input signal is applied to an audio processor and a system user requests a boost in gain of the signal, then the output signal generated by the audio processor exceeds full scale. Typically, the audio signal processor does not have a sufficient digital (bit) capacity to handle the boosted signal, resulting in signal errors such as overflow including clipping or wrapping of a signed signal to the opposite sign. Signal clipping and overflow are highly disadvantageous in processing of audio signals.

For example, clipping of a signal in the form of a sine wave creates multiple harmonic signals, distorting the frequency information of the signal, canceling the amplitude information in the signal, and creating distortion in the resulting sound signal.

What is needed is an audio processor that avoids signal distortion, clipping, overflow and wrapping.

SUMMARY OF THE INVENTION

5

10

15

20

25

A dynamic volume control system in an audio processor uses gain and delay signals from a digital signal processor to dynamically control the user-selected volume of the audio processor. The digital signal processor executes audio signal processing operations that affect the gain applied to the audio signal so that the signal gain inherent in the signal processing path is known. The digital signal processor transfers the known gain and a predicted group delay signal to the dynamic volume control system to dynamically adjust the user-selected volume of the system. The digital signal processor is integrated with a digital-to-analog converter (DAC) in a dynamic volume control system that exploits the known gain and group delay to perform DAC volume control.

In accordance with an embodiment of the present invention, a volume control system includes a digital signal processor connected to a signal pathway and including special-purpose functional processing logic operational upon a signal transmitted on the signal pathway. The special-purpose functional processing logic applies a gain to the signal. The volume control system further includes an attenuator circuit connected in the signal pathway and having a control terminal. The attenuator circuit controls attenuation of the signal transmitted in the signal pathway according to a control signal at the control terminal. The volume control system also includes a volume control circuit connected to the digital signal processor and connected to the attenuator circuit. The volume control circuit includes a difference circuit for determining a difference between the gain and a volume control signal. The difference is connected to the control terminal of the attenuator circuit and supplying the control signal.

BRIEF DESCRIPTION OF DRAWINGS

The features of the described embodiments believed to be novel are specifically set forth in the appended claims. However, embodiments of the invention

relating to both structure and method of operation, may best be understood by referring to the following description and accompanying drawings. The use of the same reference symbols in different drawings indicates similar or identical items.

- FIGURE 1 is a schematic block diagram illustrating an integrated audio processor circuit for implementing an embodiment of a volume control system.
 - FIGURE 2 is a schematic functional block diagram illustrating operations performed by a digital signal processor of an audio digital signal processing method including operations of the volume control system.
- FIGURE 3 is a frequency response graph illustrating an operation of equalization, such as parametric equalization or graphic equalization, that is performed by a digital signal processor.
 - FIGURE 4 is a schematic functional block diagram showing an embodiment of a dynamic volume control system in accordance with an embodiment of the present invention.
 - FIGURES 5A through 5F are a sequence of time waveforms which illustrate the operation of the dynamic volume control system shown in FIGURE 4.
 - FIGURE 6 is a table which illustrates the setting of the new volume (NV) through the operation of the dynamic volume control system.
 - FIGURE 7 is a schematic block diagram illustrating an alternative structure of the dynamic volume control system that more clearly illustrates the multiple-channel aspects of the volume control operation.
 - FIGURE 8 is a schematic block diagram illustrating an embodiment of a volume decoder for usage in the dynamic volume control system shown in FIGURE 7.
- 25 FIGURE 9 is a graph illustrating the amplitude / attenuation relationship of the signal in comparison to the noise using a hybrid analog / digital volume control scheme.

5

15

FIGURE 10 is a schematic functional block diagram showing an embodiment of a dynamic volume control system with specific elements of dynamic gain adjustment.

FIGURE 11 is a graphical illustration showing an embodiment of a suitable mapping relationship of input level to gain for dynamic gain adjustment.

FIGURE 12 is a schematic block diagram illustrating an embodiment of an audio/home theatre system utilizing the audio processor circuit.

FIGURE 13 is a schematic block diagram illustrating an embodiment of an electronic musical instrument system utilizing the audio processor circuit.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to FIGURE 1, a schematic block diagram illustrates an integrated audio processor circuit 100 that is suitable for implementing a dynamic volume control system which dynamically adjusts volume based on data processed by a digital signal processor 102. The audio processor circuit 100 includes the core digital signal processor 102 which receives digital audio signals from a stereo analog-todigital converter (ADC) 104 and a S/PDIF receiver 120 that is known in the art. The core digital signal processor 102 supplies processed digital audio signals to a first stereo digital-to-analog converter (DAC) with volume control 106, and a second stereo DAC with volume control 108. The stereo ADC 104 accepts audio signals from input lines AINL and AINR. The core digital signal processor 102 receives control signals from an external source via a serial control port 112. The core digital signal processor 102 receives test control signals from a debug port 114. Timing signals are generated by an oscillator/divider circuit 116 and controlled by a phaselocked loop 118. The core digital signal processor 102 includes 6 Kbytes of dynamic random access memory (DRAM) for data storage including temporary storage of sound signal data. The core digital signal processor 102 also includes 2 Kbytes of program memory for implementing processes and methods including programs implementing the functions of the dynamic volume control system. In the illustrative embodiment, the stereo ADC 104 has 24-bit resolution, 100 dB dynamic range, 90dB

5

10

15

20

interchannel isolation, 0.01 dB ripple, and 80 dB stopband attenuation. The first stereo DAC with volume control 106 and the second stereo DAC with volume control 108 are 24-bit resolution digital-to-analog converters having 108 dB signal-to-noise ratio, 100 dB dynamic range, 90 dB interchannel isolation, 0.01 dB ripple, 70 dB stopband attenuation, and 238 step attenuation at 0.5 dB per step.

In the illustrative embodiment, the dynamic volume control system is employed in the audio processor circuit 100 for usage in an audio system. The audio processor circuit 100 has four channels corresponding to a left front speaker, a right front speaker, a left rear speaker, and a right rear speaker. The dynamic volume control system is highly advantageous in an audio system for avoiding signal clipping that often creates unpleasant sounds.

The audio processor circuit 100 receives audio signals via the stereo ADC 104 and processes the signals in the core digital signal processor 102. The core digital signal processor 102 includes computational code for executing audio signal processing operations and storing audio signal data in the 6 Kbyte memory within the core digital signal processor 102.

Referring to FIGURE 2, a high-level schematic functional block diagram illustrates operations of an audio digital signal processing method 200, the operations including a dynamic volume control system operation. The audio digital signal processing method 200 includes processing of a left channel and a right channel. Dynamic range compression (DRC) 202 is performed independently in the left and right channels to dynamically enhance the low level sound signals in the presence of noise. The compressed signals in the left channel and the right channel are respectively equalized using left and right channel 6-band graphic equalizers (GEQ) 204. Tone control 206 is used in the left and right channels to dynamically boost or reduce the treble and base signals. A three-dimensional stereo enhancement process 208 improves sound quality. The four output channels are individually processed using a 3-band parametric equalizer (PEQ) process 210, a time alignment process 212, and a volume control (VC) process 214. The time alignment process 212 adjusts delay intervals for the four output channels to achieve in-phase sound signals

30

5

10

15

20

throughout a three-dimensional space. Signals from the time alignment process 212 are applied to the dynamic volume control system to improve the generated sound by preventing clipping of audio signals and balancing the volume among multiple audio channels. Signals from the dynamic volume control system are divided into four output channels including right front, left front, right rear, and left rear channels.

The graphic equalizers (GEQ) 204 perform a tone control operation in which the frequency range is divided into bands. The signal in each band is adjusted according to position in the frequency range to modify the relative frequency response of an audio frequency amplifier used in the reception or production of sound to produce a subjectively more pleasing sound.

Referring to FIGURE 3, a frequency response graph illustrates the operation of equalization, such as parametric equalization or graphic equalization. Specifically, FIGURE 3 shows an example of the frequency response of one stage of the parametric equalizer (PEQ) process 210. The graphic equalizers (GEQ) 204 operate according to similar principles. The graphic equalizer and parametric equalizer control the gain of audio signals in selected frequency bands to subjectively improve the generated sound. Often the graphic equalizer and parametric equalizer manipulate the audio signal by boosting the gain. The graphic equalizer (GEQ) 204 is fundamentally a signal booster that boosts the audio signal in selected frequency bands.

A full-scale signal, which is usually equal to 1, is shown as the base signal level in **FIGURE 3**. An audio system user generates one or more input signals generally by manipulating control dials, switches, potentiometers, and the like. The input signals specify various parameters for executing operations. For the operation of parametric equalization (PEQ) **210**, the user defines a center frequency Ω_0 , a gain amount the signal is boosted at or around the center frequency Ω_0 , and a signal bandwidth ρ . In one embodiment, the gain is specified as the amount of gain per step, up to a maximum gain level of 12 dB.

5

10

15

20

One problem to be addressed in an audio processor system is the possibility of overflow of the signal. If a full-scale input signal is applied to the core digital signal processor 102, the user requests a gain of 12 dB, and the core digital signal processor 102 has capacity to handle only the full-scale signal, then the output signal of the core digital signal processor 102 is 12 dB above full-scale. The core digital signal processor 102 does not have a sufficient bit capacity to express the generated signal, resulting in signal errors such as overflow including clipping or wrapping of a signed signal to the opposite sign. Signal clipping and overflow are highly disadvantageous in processing of audio signals.

For example, clipping of a signal in the form of a sine wave creates multiple harmonic signals, distorting the frequency information of the signal, canceling the amplitude information in the signal, and creating distortion in the resulting sound signal.

The problem of clipping, overflow, and wrapping of audio signals is addressed using a volume control system including a digital signal processor in combination with a digital-to-analog converter (DAC) volume controller.

Referring to FIGURE 4, a schematic functional block diagram illustrates a dynamic volume control system 400 for one channel of the audio processor circuit 100. The dynamic volume control system 400 includes an interface of the core digital signal processor 102 and a digital-to-analog converter (DAC) volume controller 422 which attenuates a signal by K_{dB} to avoid overflow in the digital signal processor 102. An input audio signal is applied to the core digital signal processor 102, attenuated by a K_{dB} attenuator and a DSP algorithm or operation 404 implemented within the core digital signal processor 102. The core digital signal processor 102 generates signals including a processed audio (PA) signal, an attenuated audio (AA) signal, and a group delay (GD) signal. A new volume register 408 receives a user control signal from a control port 406 at a first input terminal and receives a DSP gain signal from the core digital signal processor 102 via a gain element K_{dB} 410 at a second input terminal. The new volume register 408 is controlled by a programmable group delay signal GD1 which is passed as the group delay signal from the core digital signal processor

30

5

10

15

20

102 via a group delay counter K_{dB} 412. The group delay (GD) reflects the time delay incurred during processing of the audio signal flow in various components of the dynamic volume control system 400 such as the core digital signal processor 102, the interpolation filter 418, the digital volume attenuator 420, the DAC volume controller 422, and the analog volume attenuator 424. The group delay serves to maintain time alignment in the signal processing path.

An output signal from the new volume register 408 is applied to a first input terminal of an up-and-down counter 414. An old volume register 416 temporarily stores a volume signal which is received from the output terminal of the up-and-down counter 414. The old volume register 416 applies the old volume signal to a second input terminal of the up-and-down counter 414. The up-and-down counter 414 compares the new volume in the new volume register 408 to the old volume in the old volume register 416. If the new volume is greater then the up-and-down counter 414 increments the value of the old volume and writes the incremented value to the old volume register 416. Otherwise, the up-and-down counter 414 decrements the old volume and writes the decremented value to the old volume register 416. Once a selected volume is generated by the up-and-down counter 414, the volume control is separated into digital volume control and analog volume control.

The processed audio signal from the core digital signal processor 102 is interpolated by an interpolation filter 418 then attenuated a controlled amount by a digital volume attenuator 420. The digital volume attenuator 420 attenuates the processed audio signal by an amount that is determined by an output control signal from the up-and-down counter 414. The processed audio signal following attenuation by the digital volume attenuator 420 is processed and converted to an analog audio signal by a modulator and DAC 422 then further attenuated using an analog volume attenuator 424. In the illustrative embodiment, the modulator and DAC 422 is a deltasigma modulator DAC that interpolates a signal into high rate then converts the data to a single bit. The single-bit data is then converted to an analog signal. The analog volume attenuator 424 attenuates the analog audio signal by an amount that is determined by the output control signal from the up-and-down counter 414 but passed

30

5

10

15

20

through a DAC group delay counter 426. A small amount of delay is inserted between the digital volume control and the analog volume control because some group delay is associated with engaging the modulator and DAC 422.

In the illustrative embodiment, the core digital signal processor 102 forms a 24-bit data path for the audio signal. The 24-bit data path passes through the core digital signal processor 102, the modulator and DAC 422, and the volume control elements including the digital volume attenuator 420 and analog volume attenuator 424.

The digital volume attenuator 420 and the analog volume attenuator 424, in combination, form a volume control circuit that attenuates the audio signal by a suitable amount. The dynamic volume control system 400 advantageously is controlled by a single user-directed volume signal to simplify operations. The dynamic volume control system 400 advantageously imposes only a limited computational burden on the core digital signal processor 102. The dynamic volume control system 400 advantageously controls the volume dynamically to avoid clipping of the audio signal.

The dynamic volume control operation supports fine control of volume, allowing attenuation of the signal by amounts as small as 0.5 dB. The dynamic volume control operation is closely combined with the conversion process of the modulator and DAC 422 with the digital volume attenuator 420 preceding the modulator and DAC 422 and the analog volume attenuator 424 applied following the conversion of the audio signal from digital form to analog form by the modulator and DAC 422. The analog volume attenuator 424 is applied for the first 23 dB of attenuation of the audio signal and attenuates both the audio signal and noise, including signal noise and quantization noise. In contrast, the digital volume attenuator 420 only attenuates the audio signal and does not attenuate quantization or signal noise. Digital volume control supplies attenuation in excess of the first 23 dB, for example to a total attenuation of 119 dB. The total volume control is the sum of the analog volume control and the digital volume control.

5

10

15

20

In the illustrative embodiment, both analog attenuation and digital attenuation are used because analog volume control is relatively expensive in comparison to digital volume control. Level changes are implemented with an analog volume control until the residual output noise is equal to the noise floor in the mute state at which point volume changes are performed digitally. A hybrid analog / digital volume control scheme is superior to purely digital volume control techniques since noise is attenuated by the same amount as the signal, preserving dynamic range. The superiority of the hybrid technique is shown in **FIGURE 9**, a graph illustrating the amplitude / attenuation relationship of the signal in comparison to the noise.

The core digital signal processor 102 is a processor that includes a data memory and a program memory. The program memory is programmed with executing program code implementing the graphic equalizers (GEQ) 204 and the parametric equalizer (PEQ) processes 210. A user specifies the operations to be performed by the core digital signal processor 102 through actuation of a control button or a control switch. Once the user specifies an operation, such as commencement of operations in a graphic EQ mode or a parametric EQ mode, the core digital signal processor 102 anticipates the possibility of overflow by reducing the input gain. The operations performed by the core digital signal processor 102 impose known characteristics, such as a known gain, on the audio signal. The dynamic volume control system 400 compensates for the modification of the signal.

For example, if a user requests graphic EQ mode operation, the operation of the core digital signal processor 102 causes imposition of a known gain, such as 12 dB, on the audio signal. To avoid clipping, the core digital signal processor 102 attenuates the input signal by 12 dB, maintaining a full-scale signal (0dB attenuation).

The audio signal is attenuated by the core digital signal processor 102 by a controlled amount to avoid overflow in operation executed by the core digital signal processor 102. The attenuation by the core digital signal processor 102 is compensated by the volume control system including the digital volume attenuator 420 and the analog volume attenuator 424 to maintain an audio signal at an essentially unchanged level. The interface between the core digital signal processor 102 and the

5

10

15

volume control system is highly advantageous for maintaining a signal without distortion, clipping, or overflow while sustaining a suitable signal level at or near full-scale.

The interface between the core digital signal processor 102 and the volume control elements including the digital volume attenuator 420 and the analog volume attenuator 424 functions on the basis of information sharing with the core digital signal processor 102 supplying information including a K_{dB} attenuation and group delay.

The volume controller coordinates the gain information, attenuation information, and group delay information that is applied to govern the dynamic volume control system 400. The core digital signal processor 102 attenuates the audio signal, then supplies compensating gain control signals to the dynamic volume control system 400 to restore the gain of the audio signal. The core digital signal processor 102 supplies group delay signals to control when the modification of gain in the volume control elements takes place according to the operation performed by the core digital signal processor 102.

The volume control operation is further complicated due to the multiplechannels of the audio processor circuit 100 in which the first and second stereo DACs with volume control 106 and 108 include four audio channels. The core digital signal processor 102 supplies a group delay value and an attenuation value to each of the channels. The time alignment for each channel may be different to accommodate variability in speaker position of the channels.

Referring to FIGUREs 5A through 5F, a sequence of time waveforms illustrates the operation of the dynamic volume control system 400. FIGURE 5A illustrates the application of the DSP input attenuation of G1= K_{dB} by the core digital signal processor 102. In one example, the DSP input attenuation G1 has a value of 12 dB. Note that the DSP input attenuation G1 changes gradually to eliminate instability that results in pops and clicks in an audio output signal. FIGURE 5B shows the DSP output gain from the core digital signal processor 102 which is delayed by a group

5

10

15

20

delay 1 (GD1) interval. The core digital signal processor 102 sets a group delay interval for each channel output gain G. The dynamic volume control system 400 responds to the setting of the DSP compensating gain G1 and the group delay GD by the core digital signal processor 102, and the setting of a user volume UV by a user control signal to determine a new volume control parameter.

The user volume UV is determined by adjustment of a user volume control switch, dial, knob, or the like, generating a user volume UV value that is typically entered in a microcontroller (not shown) and stored in a storage such as a memory or register. The user volume UV control parameter serves as a serial control point for adjusting an effective new volume control (NV) through the operation of the stereo DAC volume control. The new volume is determined as a combination of the selected user volume and the gain G from the core digital signal processor 102. FIGURE 6 is a table which illustrates the setting of the new volume (NV) through the operation of the dynamic volume control system 400.

Referring to **FIGURE 5C**, if the compensating gain G1 of the core digital signal processor **102** is equal to 0 dB, then the new volume is the same as the user volume. However if, as shown in **FIGURE 5A**, the core digital signal processor **102** attenuates the audio input signal by $G1 = K_{dB} = 12$ dB, for example, then the new volume tends to be 12 dB higher than the user volume (UV1). Following the group delay (GD1), the core digital signal processor **102** attempts to attenuate the audio signal by G1 (12 dB) so that the new volume (NV1) is equal to the user volume (UV1) minus the DSP gain (G1). For example, if the user volume (UV1) is equal to 23 dB and the DSP attenuation (G1) is 12 dB, then the effective new volume (NV1) is equal to 11 dB.

The effective new volume (NV1) does not exceed zero dB so that no overflow occurs. However if the DSP compensating gain G1 is greater than the user volume for channel 1 (UV1), the new volume in channel 1 (NV1) exceeds zero dB and overflows. Zero dB is the maximum allowed volume control to prevent overflow and signal clipping. Therefore the dynamic volume control system 400 operates by determining the difference between the user-selected user volume UV and the DSP gain G. In

5

10

15

channel 1, the dynamic volume control system 400 calculates the difference UV1 - G1. If the difference exceeds 0 dB, then the dynamic volume control system 400 does not allow the new volume (NV1) to exceed 0 dB.

The operation of the dynamic volume control system 400 is further complicated by the existence of a plurality of channels. When the DSP gain G is added back to one channel to determine a new volume for the channel, the DSP gain is also added back into the other channels. The new volume is determined as a function of user volume, and DSP gain using an equation as follows:

$$Nvi = Uvi - Gi + \Delta$$
.

5

10

15

20

25

A maximum delta Δ is set for all channels according to the following equation:

$$\Delta = \max(0, \Delta 1, \Delta 2, \Delta 3, \Delta 4).$$

Referring to **FIGURE 5D**, for channel 2 the new volume (NV2) is equal to zero so that a delta $\Delta 2$ is equal to DSP gain G2 minus user volume UV2. The illustrative delta $\Delta 2$ is a relatively large positive number. In **FIGURE 5E**, for channel 3 the new volume (NV3) is equal to zero so that a delta $\Delta 3$ is equal to DSP gain G3 minus user volume UV3. The illustrative delta $\Delta 3$ is a positive number that is smaller than delta $\Delta 2$. In **FIGURE 5F**, for channel 4 the new volume (NV4) is equal to zero so that a delta $\Delta 4$ is equal to DSP gain G4 minus user volume UV4. The illustrative delta $\Delta 4$ is a negative number so that the delta Δ is set to zero.

The dynamic volume control system 400 determines and compares the delta values for the plurality of channels to determine a maximum delta value that equalizes the volume in all channels, for example including left, right and rear channels in an automobile audio system. By determining and applying the maximum delta value, subtracting the maximum delta value from all channels, the volume is equalized in all channels while overflow, clipping and distortion are avoided.

Referring to FIGURE 7, a schematic block diagram illustrates an alternative structure of the dynamic volume control system 400 that more clearly illustrates the multiple-channel aspects of the volume control operation. The dynamic volume

control system 400 interfaces to the core digital signal processor 102 via a DSP I/O bus 700 that supplies DSP gain and group delay count signals for volume control. The dynamic volume control system 400 includes a gain buffer 702 that receives and stores DSP gain signals Gi from the core digital signal processor 102. The gain buffer 702 includes a storage element for each channel in the dynamic volume control system 400. The dynamic volume control system 400 also includes a user volume buffer 704 that receives user volume signals from a control port which is set by a user. The user volume buffer 704 includes a storage element for storing a user volume UVi for each channel in the dynamic volume control system 400. The gain buffer 702 and the user volume buffer 704 each supply a respective gain and user volume signal to a new volume decoder 706 that determines a new volume signal for controlling the volume of the audio system. The new volume decoder 706 is shared among all channels since the new volume does not depend on information in a single channel but rather is determined as a function of the user volume signals in all channels.

15

20

25

30

10

5

The new volume decoder 706 supplies a new volume to a multiplexer 708 that selects from among a mute signal, the current signal from the new volume decoder 706 and a previous new volume from the new volume register 408. The multiplexer 708 performs this selection operation based on a control signal from the group delay counter K_{dB} 412. The multiplexer 708 operates to hold the existing volume control signals at a fixed level if volume and gain signals are not changing. Volume control is changed only when the group delay counter K_{dB} 412 is activated to change the volume control. The core digital signal processor 102 begins a volume control operation by transferring DSP gain values for the multiple channels to the gain buffer 702 and transferring group delay counts to the group delay counter K_{dB} 412. The group delay counter K_{dB} 412 begins down-counting. For example, the core digital signal processor 102 may load a value of 1000 into the group delay counter K_{dB} 412 and down-count to 0 to achieve the selected delay, actuating the multiplexer 708 to receive a new volume from the new volume decoder 706. The new volume is applied to the up-and-down counter 414 and the ramping speed step size controller 710 begins ramping the volume.

The selected signal from the multiplexer 708 is passed to the new volume register 408. The new volume from the new volume register 408 is applied to the first input terminal of the up-and-down counter 414 while the second input terminal is connected to the old volume register 416. The up-and-down counter 414 is controlled by a ramping speed step size controller 710. The count from the up-and-down counter 414 is written to the old volume register 416 and to an analog and digital volume decoder 712 that controls the digital volume attenuator 420 and analog volume attenuator 424 shown in FIGURE 4.

Referring to FIGURE 8, a schematic block diagram illustrates a suitable embodiment of the new volume decoder 706 shown in FIGURE 7. The new volume decoder 706 operates to determine a maximum delta Δ for performing the volume control operation. The new volume decoder 706 receives DSP gain signals corresponding to the multiple channels from the gain buffer 702 at a first input terminal and receives user volume signals corresponding to the multiple channels from the user volume buffer 704. The gain buffer 702 and the user volume buffer 704 each include six registers holding the DSP gain and the user volume, respectively, for each of the six channels.

The user volume signals UVi are subtracted from the DSP gain signals Gi by an adder 802 and the difference delta Δ is written to a comparator 804, a multiplexer 806, and to a new volume buffer 808 to determine a maximum delta Δ for all channels. The maximum delta Δ is initially set to zero so that only a positive or zero value of maximum delta Δ is possible. For each channel, the adder 802 determines a difference value and the comparator 804 determines whether the difference is greater than the existing maximum delta and, if so, replacing the maximum delta value with the difference. The multiplexer 806 selects either the difference signal from the adder 802 or a previous maximum signal from a maximum delta Δ register 810 under the control of the comparator 804. The comparator 804 compares the previous maximum signal from the maximum delta Δ register 810 with the difference signal from the adder 802. If the difference signal is larger than the previous maximum delta Δ register the difference signal is passed by the multiplexer 806 to the maximum delta Δ register

5

10

15

20

25

810. The maximum delta from the maximum delta Δ register 810 is added to a new volume from the new volume buffer 808 and written back to the new volume buffer 808. Once the new volume decoder 706 finds the maximum delta Δ , the maximum delta Δ is added back to the new volume values for each of the multiple channels to compute a new volume. Entries from the new volume buffer 808 are applied to the multiplexer 708.

In an example which is illustrative of the operation of the new volume decoder **706**, a user sets the user volume for a system including six channels to values of 8 dB, 10 dB, 12 dB, 14 dB, 16 dB, and 18 dB attenuation. For each channel, the core digital signal processor **102** sets the output gain to 12 dB. The new volume decoder **706** processes the DSP gain signals and the user volumes to determine a suitable delta Δ by determining Gi - UVi. The maximum difference is 4 dB (12 dB - 8 dB). The channel that generates the most overflow generates an output signal of 12 dB plus delta Δi . To achieve a maximum audio signal output amplitude of 0 dB, a delta value of 4 dB is added back to all channels. The new volume generated for all channels becomes 0 dB, 2 dB, 4 dB, 6 dB, 8 dB, and 10 dB. The volume-controlled volume is that maximum volume that is achieved without any channel overflowing.

Referring again to FIGURE 7, the dynamic volume control system 400 avoids sudden changes in volume through the operation of the ramping speed step size controller 710 and the up-and-down counter 414. The ramping speed step size controller 710 and the up-and-down counter 414 determine how fast the volume target is to be ramped, to control the constant speed of the dynamic volume control system 400. The volume is changed smoothly to avoid discontinuity of signals. The dynamic volume control system 400 operates by attenuating an audio signal. The audio signal may be modeled as a plurality of overlapping sine waves. If sudden volume changes are made by the dynamic volume control system 400 causing a sharp discontinuity in the signal, then much smaller signals are generated, creating harmonics that distort the audio signal. The ramping speed step size controller 710 operates to gradually invoke any changes in the volume or DSP gain. The ramping speed step size controller 710 adjusts the slope of changes in the volume control to match the slope of changes in the

30

5

10

15

20

DSP output gain. The ramping speed step size controller 710 adjusts changes in the signals to attenuate the audio signal gradually and ramp the volume control gradually.

Advantageously, the core digital signal processor 102 is fully programmable so that the starting point, group delay, and the slope of output gain changes are programmable. A user begins a volume control operation by actuating a volume control input signal to the dynamic volume control system 400. The user thereby changes the set-point of the volume control, altering the user volume in comparison to the old volume in the old volume register 416 and the new volume in the new volume register 408. The newly applied user volume is compared to the DSP gain in the multiple channels and the dynamic volume control system 400 determines a new volume.

The up-and-down counter 414 and the ramping speed step size controller 710 operate to ramp the old volume level to the new volume. The up-and-down counter 414 compares the old volume in the old volume register 416 with the new volume in the new volume register 408. If the new volume is greater than the old volume, the volume is to be incremented. The ramping speed step size controller 710 raises the volume by a selected amount in a clock step. If the new volume is less than the old volume, the volume is decremented in a plurality of clock steps.

Referring to FIGURE 10, a schematic functional block diagram shows an embodiment of a dynamic volume control system 400 for one channel of the audio processor circuit 100 designating specific elements of dynamic gain adjustment. The core digital signal processor 102 has a signal path 1010 including a delay block 1002, an attenuation block 1004, and a DSP algorithm block 404. The core digital signal processor 102 also has a control path 1012 for controlling the attenuation block 1004 in the signal path 1010. The control path 1012 includes a low pass filter 1006, a peak/rms detector 1008, and a gain calculation block 1014. The K_{DB} attenuation of the attenuation block 1004 is varied according to the input signal level. The delay block 1002 is inserted previous to the attenuation block 1004 to account for the group delay that occurs during the control path 1012 to perform the gain calculation. A predictable time interval elapses during the low pass filter 1006, peak/rms detector

٠.

5

10

15

20

25

1008, and gain calculation block 1014 calculations. The predicted time is set as a delay interval in the delay block 1002 so that the operations in the signal path 1010 and the control path 1012 are synchronized.

The low pass filter 1006 removes transient high frequency input signal levels that misinterpret the overall average amplitude of the input signal. The low pass filter 1006 is useful for preventing erroneous and potentially unstable adjustment of the gain.

The peak/rms detector 1008 determines rms peak signal which is used to scale the gain calculation. The gain calculation block 1014 receives the rms peak signal and maps the input signal amplitude into a K_{DB} gain value for application to the attenuation block 1004 in the signal path 1010. In one embodiment of the gain calculation block 1014, a mapping is performed according to a transfer function 1100 shown in FIGURE 11, a graphical illustration showing a suitable mapping relationship of input level to gain for dynamic gain adjustment.

Referring to FIGURE 12 in conjunction with FIGURE 10, a schematic block diagram illustrates an embodiment of an audio/home theatre system 1200 utilizing the audio processor circuit 100. The audio processor circuit 100 receives input signals originating from multiple various media types including FM radio 1202, AM radio 1204, cassette tape 1206 via a multiplexer 1208. The multiplexer 1208 is connected to the stereo ADC 104 to supply signals for performance by the audio processor circuit 100. The audio processor circuit 100 also receives input signals originating from further media types such as minidisk 1210 and compact disk 1212 via a multiplexer 1214. The multiplexer 1214 is connected to the S/PDIF receiver 120 to supply signals for performance by the audio processor circuit 100. The audio processor circuit 100 is controlled by signals from a control device such as a microcontroller 1216 that is connected to the audio processor circuit 100 via the serial control port 112. Audio signals generated by the audio processor circuit 100 are transmitted via first stereo DAC 106, second stereo DAC 108, and third stereo DAC 110 to speakers 1218 to produce sound signals.

5

10

15

20

Referring to FIGURE 13 in conjunction with FIGURE 10, a schematic block diagram illustrates an embodiment of an electronic musical instrument system 1300 utilizing the audio processor circuit 100. The audio processor circuit 100 receives input signals originating from multiple a microphone 1302 connected to the stereo ADC 104 to supply signals for performance. The audio processor circuit 100 is controlled by signals, including music generation codes, from a control device such as a nonvolatile memory 1316, for example an E2PROM, that is connected to the audio processor circuit 100 via the serial control port 112. Audio signals generated by the audio processor circuit 100 are transmitted via first stereo DAC 106, and second stereo DAC 108 to speakers 1318 to produce sound signals.

While the invention has been described with reference to various embodiments, it will be understood that these embodiments are illustrative and that the scope of the invention is not limited to them. Many variations, modifications, additions and improvements of the embodiments described are possible. For example, those skilled in the art will readily implement the steps necessary to provide the structures and methods disclosed herein, and will understand that the process parameters, materials, and dimensions are given by way of example only and can be varied to achieve the desired structure as well as modifications which are within the scope of the invention. Variations and modifications of the embodiments disclosed herein may be made based on the description set forth herein, without departing from the scope and spirit of the invention as set forth in the following claims. For example, the illustrative dynamic volume control system is controlled by a process executed on a digital signal processor controlled by software. In other embodiments, the early dynamic volume control system may be implemented as a circuit of logic implementation. In other embodiments, the dynamic volume control system may be implemented using a general-purpose computer, a microprocessor, or other computational device.

5

10

15

20

WHAT IS CLAIMED IS:

5

10

20

NSDOCID: <WO__9917442A1_I_>

1. A volume control system comprising:

- a digital signal processor coupled to a signal pathway and including specialpurpose functional processing logic operational upon a signal transmitted on the signal pathway, the special-purpose functional processing logic applying a gain to the signal;
- an attenuator circuit coupled to the digital signal processor in the signal pathway and having a control terminal, the attenuator circuit controlling attenuation of the signal transmitted in the signal pathway according to a control signal at the control terminal; and
- a volume control circuit coupled to the digital signal processor and coupled to the attenuator circuit, the volume control circuit including a difference circuit determining a difference between the gain and a volume signal, the difference being coupled to the control terminal of the attenuator circuit and supplying the control signal.
- 2. A volume control system according to Claim 1, further comprising: a user volume control port coupled and supplying a user volume signal to the volume control circuit, the volume control circuit difference circuit determining a difference between the gain and the user volume signal.
 - 3. A volume control system according to Claim 1, further comprising: a digital-to-analog converter (DAC) coupled between the digital signal processor and the attenuator in the signal pathway, the DAC converting a digital signal from the digital signal processor into an analog signal for attenuation by the attenuation circuit.
- 4. A volume control system according to Claim 1, wherein:
 the digital signal processor special-purpose functional processing logic further includes a logic predicting a group delay in the signal pathway; and

the volume control circuit further includes a timing circuit timing the operation of the difference circuit.

5. A volume control system according to Claim 1, wherein: the volume control circuit includes:

5

a difference circuit coupled to the digital signal processor to receive the gain and coupled to a user volume control port, the difference circuit determining the difference between the gain and the user volume signal;

10

a new volume register coupled to the difference circuit and holding the difference as a new volume;

U

an old volume register;

15

a counter having a first input terminal coupled to the new volume register and having a second input terminal coupled to the old volume register, the counter decrementing or incrementing a volume depending on the relative amplitude of data in the new volume register and the old volume register, the counter having an output terminal supplying the volume to the old volume register and to the attenuator circuit controlling attenuation of the signal transmitted in the signal pathway.

20

6. A volume control system according to Claim 1, wherein: the attenuator circuit further includes: a digital volume attenuator and an analog volume attenuator.

25

7. A volume control system according to Claim 1, further comprising:
a digital-to-analog converter (DAC) coupled between the digital signal
processor and the attenuator in the signal pathway, the DAC converting
a digital signal from the digital signal processor into an analog signal
for attenuation by the attenuation circuit, wherein:

the attenuator circuit further includes a digital volume attenuator and an analog volume attenuator, the digital volume attenuator being coupled between the digital signal processor and the DAC in the signal pathway, and the analog volume attenuator being coupled subsequent to the DAC in the signal pathway.

5

8. A volume control system according to Claim 1, further comprising: a digital-to-analog converter (DAC) coupled between the digital signal processor and the attenuator in the signal pathway, the DAC converting a digital signal from the digital signal processor into an analog signal for attenuation by the attenuation circuit, wherein the attenuator circuit further includes:

10

a digital volume attenuator coupled between the digital signal processor and the DAC in the signal pathway, the digital volume attenuator having a control terminal coupled to the volume control circuit;

15

an analog volume attenuator coupled subsequent to the DAC in the signal pathway, the analog volume attenuator having a control terminal; and

20

a group delay having an input terminal coupled to the volume control circuit and an output terminal coupled to the control terminal of the analog volume attenuator.

20

 A volume control system according to Claim 1, further comprising: an interpolation filter coupled to the digital signal processor in the signal pathway.

25

10. A volume control system according to Claim 1, wherein: the volume control circuit controls signal volume in a plurality of signal pathway channels.

11. Anaudio signal processor comprising:

and

a stereo analog-to-digital converter (ADC) coupled to a signal pathway;

- a digital signal processor coupled to the stereo ADC in the signal pathway and including special-purpose functional processing logic operational upon a signal transmitted on the signal pathway, the special-purpose functional processing logic applying a gain to the signal; and
- a stereo digital-to-analog converter (DAC) with volume control circuit coupled to the digital signal processor in the signal pathway, the stereo DAC with volume control circuit including:
 - a digital-to-analog converter (DAC) coupled to the digital signal processor in the signal pathway, the DAC converting a digital signal from the digital signal processor into an analog signal; an attenuator circuit coupled to the digital signal processor in the signal pathway and having a control terminal, the attenuator circuit controlling attenuation of the signal transmitted in the signal pathway according to a control signal at the control terminal;
 - a volume control circuit coupled to the digital signal processor and coupled to the attenuator circuit, the volume control circuit including a difference circuit determining a difference between the gain and a volume signal, the difference being coupled to the control terminal of the attenuator circuit and supplying the control signal.
- 12. An audio signal processor according to Claim 11, further comprising:
 a serial audio data interface coupled and supplying a user volume signal to the
 volume control circuit, the volume control circuit difference circuit
 determining a difference between the gain and the user volume signal.

5

15

20

13. An audio signal processor according to Claim 11, wherein: the digital signal processor special-purpose functional processing logic further includes a logic predicting a group delay in the signal pathway; and the volume control circuit further includes a timing circuit timing the operation of the difference circuit.

14. An audio signal processor according to Claim 11, wherein: the volume control circuit includes:

a difference circuit coupled to the digital signal processor to receive the gain and coupled to a user volume control port, the difference circuit determining the difference between the gain and the user volume signal;

a new volume register coupled to the difference circuit and holding the difference as a new volume;

an old volume register;

5

10

15

20

25

NSDOCID: <WO__9917442A1_I_>

a counter having a first input terminal coupled to the new volume register and having a second input terminal coupled to the old volume register, the counter decrementing or incrementing a volume depending on the relative amplitude of data in the new volume register and the old volume register, the counter having an output terminal supplying the volume to the old volume register and to the attenuator circuit controlling attenuation of the signal transmitted in the signal pathway.

15. An audio signal processor according to Claim 11, wherein: the attenuator circuit further includes: a digital volume attenuator and an analog volume attenuator.

16. An audio signal processor according to Claim 11, wherein: the attenuator circuit further includes a digital volume attenuator and an analog volume attenuator, the digital volume attenuator being coupled

between the digital signal processor and the DAC in the signal pathway, and the analog volume attenuator being coupled subsequent to the DAC in the signal pathway.

- 17. An audio signal processor according to Claim 11, wherein the attenuator circuit further includes:
 - a digital volume attenuator coupled between the digital signal processor and the DAC in the signal pathway, the digital volume attenuator having a control terminal coupled to the volume control circuit;
 - an analog volume attenuator coupled subsequent to the DAC in the signal pathway, the analog volume attenuator having a control terminal; and a group delay having an input terminal coupled to the volume control circuit and an output terminal coupled to the control terminal of the analog volume attenuator.
 - 18. An audio signal processor according to Claim 11, further comprising: an interpolation filter coupled to the digital signal processor in the signal pathway.
 - 19. An audio signal processor according to Claim 11, wherein: the volume control circuit controls signal volume in a plurality of signal pathway channels.
- 20. A method of controlling volume in an audio system comprising:

 executing a digital signal processing operation applied to an audio signal in a

 plurality of audio signal channels;
 - generating a digital signal processing gain signal for each channel of the plurality of audio signal channels;
 - receiving a user volume signal for each channel of the plurality of audio signal channels;
 - calculating a delta volume signal for each channel of the plurality of audio signal channels, the delta volume signal being equal to the digital

25

10

signal processing gain signal minus the user volume signal for each channel of the audio signal channels;

- determining an overall gain signal equal to the maximum delta volume signal for the plurality of audio signal channels and having a minimum delta value of zero;
- determining a new volume signal for each channel of the plurality of audio signal channels, the new volume signal being equal to the user volume signal for a channel minus the digital signal processing gain signal for the channel plus the overall gain signal; and
- attenuating the audio signal for each channel of the plurality of channels as a function of the new volume signal.
 - 21. A method according to Claim 20 further comprising:

5

10

15

NSDOCID: <WO__9917442A1_i_>

- storing an old volume signal that was applied to attenuate the audio signal at a previous time; and
- decrementing or incrementing a volume control signal depending on the relative amplitude of the new volume signal and the old volume signal; and
 - attenuating the audio signal for each channel of the plurality of channels as a function of the volume control signal.
- 20 22. A method according to Claim 20 further comprising: attenuating the audio signal as a function of the new volume signal in a digital attenuation step and an analog attenuation step.
 - 23. A method according to Claim 20 further comprising: interpolating the audio signal prior to attenuating the audio signal.
- 24. A method according to Claim 20 further comprising:
 generating a digital signal processing delay signal for each channel of the
 plurality of audio signal channels; and

inhibiting changes in the new volume signal under control of the digital signal processing delay signal.

25. A method according to Claim 20 further comprising: adjusting the slope of changes in the attenuation of audio signals to match the

slope of changes in the digital signal processing gain signal.

- 26. A dynamic volume control system including a circuit for performing the method according to Claim 20.
- 27. An electronic system including a microprocessor, a memory, a system bus and a dynamic volume control system including a circuit for performing the method according to Claim 20.
 - 28. A volume control system comprising:
 - a digital signal processor generating a digital signal processor gain;
 - a gain buffer coupled to the digital signal processor, the gain buffer storing a plurality of digital signal processor gain signals;
 - a user volume buffer storing a plurality of user volume signals;
 - a new volume decoder coupled to the gain buffer and coupled to the user volume buffer, the new volume decoder including a difference circuit determining a difference between a digital signal processor gain signal and a user volume signal;
 - a new volume register coupled to the new volume decoder, the new volume register holding the difference between a digital signal processor gain signal and a user volume signal; and
 - an analog and digital volume decoder for decoding a volume signal as a function of the difference between a digital signal processor gain signal and a user volume signal, the volume signal controlling an audio signal in an audio signal path.

5

10

15

20

29. A volume control system according to Claim 28 further comprising: a digital signal processor gain delay counter coupled to the digital signal processor, the digital signal processor generating a digital signal processor delay; and

5 a

15

20

25

a multiplexer having a first input terminal coupled to the new volume decoder and receiving the difference between a digital signal processor gain signal and a user volume signal, a second input terminal coupled to the new volume register and receiving a previous new volume signal, a third input terminal coupled to a mute signal, an output terminal coupled to the new volume register, and a control terminal coupled to the digital signal processor gain delay counter and determining a source for supplying the new volume register.

30. A volume control system according to Claim 28 further comprising: an old volume register; and

an incrementing and decrementing counter having a first input terminal coupled to the new volume register, a second input terminal coupled to the old volume register, and an output terminal coupled to the old volume register and to the analog and digital volume decoder.

31. A volume control system according to Claim 28 further comprising: an old volume register;

a ramping speed circuit; and

an incrementing and decrementing counter having a first input terminal coupled to the new volume register, a second input terminal coupled to the old volume register, an output terminal coupled to the old volume register and to the analog and digital volume decoder, and a control terminal coupled to the ramping speed circuit for controlling the ramping speed of the incrementing and decrementing counter.

5

10

15

20

3NSDOCID: <WO___9917442A1_I_>

32. An integrated circuit comprising:

a plurality of semiconductor devices implementing the volume control system according to Claim 28.

33. A system comprising:

a volume control system including:

a digital signal processor generating a digital signal processor gain;
a gain buffer coupled to the digital signal processor, the gain buffer
storing a plurality of digital signal processor gain signals;
a user volume buffer storing a plurality of user volume signals;
a new volume decoder coupled to the gain buffer and coupled to the
user volume buffer, the new volume decoder including a
difference circuit determining a difference between a digital
signal processor gain signal and a user volume signal;
a new volume register coupled to the new volume decoder, the new

volume register holding the difference between a digital signal processor gain signal and a user volume signal; and an analog and digital volume decoder for decoding a volume signal as a function of the difference between a digital signal processor gain signal and a user volume signal, the volume signal controlling an audio signal in an audio signal path;

a control device coupled to the audio signal processor; an audio input device coupled to the audio signal processor; and a sound production device coupled to the audio signal processor.

34. A system according to Claim 33 wherein:

the system is an audio system;
the control device is a microcontroller;
the audio input device includes a multiplexer coupled to the audio signal
processor and a plurality of audio input subdevices; and

5

10

15

the sound production device is a speaker.

35. A system according to Claim 33 wherein:

the plurality of audio input subdevices include subdevices selected from among a group including an AM radio receiver, an FM radio receiver, a cassette tape player, a compact disk player, and a minidisk player.

36. A system according to Claim 33 wherein:

the system is a home theatre system;

the control device is a microcontroller;

the audio input device includes a multiplexer coupled to the audio signal processor and a plurality of audio input subdevices; and the sound production device is a speaker.

37. A system according to Claim 33 wherein:

the system is an electronic musical instrument system;

the control device is a nonvolatile storage;

the audio input device includes a microphone; and

the sound production device is a speaker.

38. A system comprising:

an audio signal processor including:

a stereo analog-to-digital converter (ADC) coupled to a signal pathway;

a digital signal processor coupled to the stereo ADC in the signal pathway and including special-purpose functional processing logic operational upon a signal transmitted on the signal pathway, the special-purpose functional processing logic applying a gain to the signal; and

a stereo digital-to-analog converter (DAC) with volume control circuit coupled to the digital signal processor in the signal pathway, the stereo DAC with volume control circuit including:

- 30 -

25

a digital-to-analog converter (DAC) coupled to the digital signal processor in the signal pathway, the DAC converting a digital signal from the digital signal processor into an analog signal;

an attenuator circuit coupled to the digital signal processor in
the signal pathway and having a control terminal, the
attenuator circuit controlling attenuation of the signal
transmitted in the signal pathway according to a control
signal at the control terminal; and

a volume control circuit coupled to the digital signal processor and coupled to the attenuator circuit, the volume control circuit including a difference circuit determining a difference between the gain and a volume signal, the difference being coupled to the control terminal of the attenuator circuit and supplying the control signal;

a control device coupled to the audio signal processor; an audio input device coupled to the audio signal processor; and a sound production device coupled to the audio signal processor.

39. A system according to Claim 38 wherein:

the system is an audio system;
the control device is a microcontroller;
the audio input device includes a multiplexer coupled to the audio signal
processor and a plurality of audio input subdevices; and
the sound production device is a speaker.

40. A system according to Claim 38 wherein:


the plurality of audio input subdevices include subdevices selected from among a group including an AM radio receiver, an FM radio receiver, a cassette tape player, a compact disk player, and a minidisk player.

25

5

10

- 41. A system according to Claim 38 wherein:
 the system is a home theatre system;
 the control device is a microcontroller;
 the audio input device includes a multiplexer coupled to the audio signal
 processor and a plurality of audio input subdevices; and
 the sound production device is a speaker.
- 42. A system according to Claim 38 wherein:
 the system is an electronic musical instrument system;
 the control device is a nonvolatile storage;
 the audio input device includes a microphone; and
 the sound production device is a speaker.



Dynamic Volume Control System (Continued)





Fig. 2



Dynamic Volume Control System




$$\frac{{}_{1}+b_{1}z^{-1}+b_{2}z^{-2}}{1+a_{1}z^{-1}+a_{2}z^{-2}} \qquad H(e^{-j\omega}) = \frac{b_{0}+b_{1}e^{-j\omega}+b_{2}e^{-2j\omega}}{1+a_{1}e^{-j\omega}+a_{2}e^{-2j\omega}}$$

$$b_0 = \frac{-2\cos\Omega_0}{1 + \frac{\gamma}{\sqrt{K}}}$$

$$b_0 = \frac{1 + \gamma K}{1 + \frac{\gamma}{K}}$$

$$a_2 = \frac{1 - \frac{\gamma}{\sqrt{K}}}{1 + \frac{\gamma}{\sqrt{K}}}$$

 $\gamma = \sinh\left(\frac{\ln 2}{2} \cdot \text{BW} \cdot \frac{\Omega_0}{\sin \Omega_0}\right) \cdot \sin \Omega_0$



Dynamic Volume Control System (Continued)





Fig. 6

	comment	Δ = 4			
ontrol Settings	New Volume NV	8-12+4=0	10-12+4=2	12-12+4=4	14-12+4=6
Table 1: Example of Volume Control Settings	۷	4	2	0	-2
Table 1: E	DSP compensating gain	12	12	12	12
	User Volume (Attenuation) UV	8	. 01	12	14

6/13

PCT/US98/17411



to mux 808 new_vol1 new_vol3 new_vol2 new_vol4 Dynamic Volume Control System (Continued) user_vol1 user_vol2 804 user_vol4 user_vol3 from control port comparator 802 806 max ∆ mux from DSP \mathcal{C}_{2} \mathfrak{S} G4 $\overline{\mathbf{G}}$ New Volume Decoder 90/

8/13

WO 99/17442 PCT/US98/17411





Fig. 9



10/13

Dynamic Volume Control System (Continued)




Fig. 11





Fig. 12

PCT/US98/17411



F1g. 15

INTERNATIONAL SEARCH REPORT

Interi nal Application No PCT/US 98/17411

IPC 6	H03G3/00		
According t	to International Patent Classification(IPC) or to both national classific	ration and IPC	
	S SEARCHED	audit and IPC	·
	ocumentation searched (classification system followed by classificati H03G H04S	ion symbols)	
Documenta	tion searched other than minimumdocumentation to the extent that s	such documents are included in the fields sea	rched
Electronic	data base consulted during the international search (name of data ba	ase and, where practical, search terms used)	
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the rel	evant passages	Relevant to claim No.
A	US 5 040 220 A (IWAMATSU MASAYUK 13 August 1991 see column 6, line 65 - column 8 see column 10, line 24 - line 60 see column 11, line 9 - line 29; 11,11,12	, line 52	1,11,20, 28,33,38
A	US 5 402 499 A (ROBISON JEREL D 28 March 1995 see abstract	ET AL)	1,11,20, 28,33,38
Α	US 4 191 995 A (FARROW CECIL W) 4 March 1980 see abstract		1,11,20, 28,33,38
Furth	ner documents are listed in the continuation of box C.	X Patent family members are listed in	annex.
"A" docume conside "E" earlier of filing d "L" docume which in citation "O" docume other n	nt which may throw doubts on priority claim(s) or is cited to establish the publication date of another n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or	"T" later document published after the interr or priority date and not in conflict with the cited to understand the principle or the invention "X" document of particular relevance; the classical cannot be considered novel or cannot involve an inventive step when the document of particular relevance; the classical cannot be considered to involve an inventive and involve an inventive cannot be considered to involve an involve an inventive cannot be considered to involve an involve an inventive cannot be considered to involve an involve an inventive cannot be considered to involve an involve and invol	he application but ory underlying the aimed invention be considered to urment is taken alone aimed invention entive step when the e other such docu- s to a person skilled
Date of the a	actual completion of theinternational search	Date of mailing of the international search	ch report
2:	1 October 1998	29/10/1998	
Name and m	nailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel 428 70 400 000 Tr. 24 554 per ek	Authorized officer	
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Blaas, D-L	

Form PCT/ISA/210 (second sheet) (July 1992)

1

INTERNATIONAL SEARCH REPORT

Information on patent family members

Intern .al Application No PCT/US 98/17411

Patent document cited in search report	t	Publication date	Patent family member(s)	Publication date
US 5040220	Α	13-08-1991	JP 2077023 C JP 7118840 B JP 63087000 A	09-08-1996 18-12-1995 18-04-1988
US 5402499	Α	28-03-1995	NONE	
US 4191995	Α	04-03-1980	NONE	

Form PCT/ISA/210 (patent family annex) (July 1992)

This Page Blank (uspto)

This Page Blank (uspto)